Seminari Convidat: Mr. Steven Sertillange

Next Thursday October 29th by 15:30 Mr. Steven Sertillange, Head of ASIC Functional Verification at SIPearl, will give a research seminar entitled "Design & Verification Challenges for high-performance low-power microprocessors for HPC and AI".